This is a cache simulator for a MSI cache for a multiprocessor system. Displayed below is the L1 cache for a set number of processors. You can change the word size, block size, cache length, and associativity. These parameters determine the configuration of the caches used in the MSI simulation, and the resulting byte offset, block offset, index, and tag bits will be displayed. Any cache cell can be viewed by clicking on it, and random cache accesses may be generated to test the MSI system.
| this is a table | unicorns | north korea |
|---|
| this is a table | unicorns | north korea |
|---|
| this is a table | unicorns | north korea |
|---|